In the Claims

9

10

1112

1314

15

1617

18

19

20

21

22

23

2425

2627

This listing of claims will replace all prior versions and listings of claims in the application:

- 1 1. (Currently Amended) A circuit for interfacing between a 2 first component operating at a first clock rate and a second 3 component operating at a second clock rate wherein said second 4 clock rate is higher than said first clock rate, said circuit 5 comprising:
- a first buffer coupled to said first component, said first buffer receiving and storing data received from said first component at said first clock rate;
 - a second buffer coupled to said second component, said second buffer supplying data recalled therefrom to said second component at said second clock rate;
 - a copy/access controller connected to said first buffer, said second buffer, and said second component, said copy/access controller including
 - <u>a counter operable to count each time data is stored in</u> said first buffer,
 - a comparator having a first input receiving said count of said counter and a second input receiving a buffer size signal indicative of a size of said first buffer, said comparator and operable when said count equals said buffer size to generate a load signal
 - to copy data from said first buffer to said second buffer when said first buffer is substantially full, and $\frac{\text{further operable}}{\text{operable}}$
 - to prompt said second component to access said second buffer when said data is copied from said first buffer.

- 2. (Original) The circuit as set forth in Claim 1, wherein both said first buffer and said second buffer are random-access memories.
- 1 3. (Original) The circuit as set forth in Claim 1, wherein 2 both said first buffer and said second buffer are shift registers.
- 4. (Original) The circuit as set forth in Claim 1, wherein said circuit is integrated onto a semiconductor die with one of said first component or said second component.